The Designer's Guide Community - Analysis

The Designer's Guide Community

Analysis

	Forum	Verilog-AMS	Analysis	Modeling	Design	Theory	Books

Phase Noise and Jitter

	Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits (670KB)
	Predicting the phase noise and jitter of PLL-based frequency synthesizers (530 KB)
	Predicting the phase noise of PLL-based frequency synthesizers (260 KB)
	Modeling jitter in PLL-based frequency synthesizers (340 KB)
	Simulating the phase noise contribution of the divider in a phase lock loop (60 KB)
	See also the cyclostationary noise papers in the Theory section

RF Simulation

	Introduction to RF simulation and its application (560 KB)
	Accurate and rapid measurement of IP2 and IP3 (135 KB)
	Hidden state in SpectreRF (120 KB); Verilog-A models (5 KB)

Analog Simulation

	Comparator metastability analysis (400k)
	A methodology for the offset-simulation of comparators (140K)
	Device noise simulation of delta-sigma modulators (1.2 MB) and associated Matlab scripts (scripts.tar.gz or scripts.zip)
	Simulating switched-capacitor filters with SpectreRF (480 KB) (sc-netlists.zip)

Test Benches

	A test bench for differential circuits (140 KB)
	Measuring S-parameters of a differential mixer (62 KB)

Trouble viewing this site?

Copyright © 2002-2008 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

ADVERTISEMENT


Advertise on this site.

Give back to the Designer's Guide Community by shopping at Amazon. Purchasing products through this link helps to fund our activities and does not increase your cost.