The Designer's Guide Community
Forum
Models in Minutes
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Sep 18th, 2018, 7:12pm
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
the phase discipline fails following the verilogA PLL noise/jitter (Read 35 times)
qingyinnj
New Member
*
Offline



Posts: 1

the phase discipline fails following the verilogA PLL noise/jitter
Sep 13th, 2018, 11:12pm
 
Hi,
I created a phase discipline by verilogams.

The CIW shows error "*E, NOTCMP, unit phase not found while parsing." when I tried to save this seperate file.

Could anyone tell me what the problem since there are only a few simple sentences?

Thanks a lot.
Back to top
 

12_001.png
View Profile   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.