The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 26th, 2024, 2:30pm
Pages: 1
Send Topic Print
ASSURA Post layout simulation error (Read 4287 times)
VINAY RAO
Community Member
***
Offline



Posts: 74

ASSURA Post layout simulation error
Apr 16th, 2014, 1:25am
 
Hello all,
        I have designed and lay-outed cascode LNA and also extracted parasitics using Assura QRC. Each flow passed without any error. But post layout simulation using hierarchy editor with av_extracted view giving following error in CADENCE ADEL.

"Error found by spectre in `LPNA', during circuit read-in.
ERROR (SFE-23): "input.scs" 19: c1 is an instance of an undefined model cmodel.
ERROR (SFE-23): "input.scs" 20: c2 is an instance of an undefined model cmodel.
. . . . .  .
. .. . . . .
ERROR (SFE-23): "input.scs" 137: rb1 is an instance of an undefined model ME8_C.
ERROR (SFE-23): "input.scs" 138: rb2 is an instance of an undefined model ME8_C.
ERROR (SFE-23): "input.scs" 139: rb3 is an instance of an undefined model ME8_C."

Where these resistors (rb1,rb2,rb3 etc..) and capacitors(c1,c2 etc) are actually layout parasitics and that are created by ASSURA itself. Assura has  taken these passives from analogLib for extraction.

How this can be resolved? I am using UMC 65nm. I have attached QRC log file as well. Thank you.

Regards,
Vinay Rao.
Back to top
« Last Edit: Apr 16th, 2014, 10:59am by VINAY RAO »  
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: ASSURA Post layout simulation error
Reply #1 - Apr 16th, 2014, 8:32pm
 
Hi Vinay,

On the QRC form, go to the "Netlisting" tab. Make sure that both Parasitic Capacitor Models and Parasitic Resistor Models are set to either "Include as Comment" or "Do Not Include" (i.e. not "Include Model"). It's the "Include Model" that will be setting the model parameter on the parasitic components.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
VINAY RAO
Community Member
***
Offline



Posts: 74

Re: ASSURA Post layout simulation error
Reply #2 - Apr 17th, 2014, 12:36am
 
Andrew, I sincerely thank you for saving much of my time. Yes indeed that is the reason why it was giving such errors.

Regards,
Vinay Rao.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.