The Designer's Guide Community
Forum
Models in Minutes
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Feb 17th, 2019, 11:50pm
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
Verilog-A model extraction in ICCAP for Spectre (Read 70 times)
Ziauddin
New Member
*
Offline



Posts: 2

Verilog-A model extraction in ICCAP for Spectre
Jan 29th, 2019, 4:45pm
 
Hello,
I am extracting Verilog-A based model with ICCAP for spectre simulator.
This Verilog-a model is not within/built in Spectre simulator. So, the simulator is reading the Verilog-a model from my local directory.
Previously, when I have extracted other models like BSIM or PSP, those seem to much faster in terms of simulation time for extracting the model as the model were built in within the simulator.

Do, mmsim need to compile the verilog-a code each time it run the simulation or I can disable each running of the spectre.

Not sure, If I had explained it in details.

Thanks in advance.

Ziauddin
Back to top
 
« Last Edit: Jan 29th, 2019, 6:04pm by Ziauddin »  
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1946
Massachusetts, USA
Re: Verilog-A model extraction in ICCAP for Spectre
Reply #1 - Jan 31st, 2019, 7:12am
 
Generally, I think ICCAP is slower when it has to call out to an external simulator, compared to running the simulation internally. ICCAP does have Verilog-A capability, but I don't know if it needs an extra license (it did some years ago).
Most simulators that support Verilog-A do cache the compiled object. However, if the .va file is in a directory where you don't have write access, then the simulator may have trouble finding the compiled object from a previous run. You should try running Spectre outside of ICCAP and see whether it is able to re-use the compiled object, and/or look at the Spectre log file for the ICCAP simulations, which should report whether it is re-compiling the model or loading a pre-compiled object.
Also, you may want to reach out to Cadence to see if they have any suggestions for speeding up the simulation of Verilog-A compact models.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.