The Designer's Guide Community
Forum
Models in Minutes
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Nov 20th, 2018, 1:57pm
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
verilog-a code delay and pulse width generation. (Read 93 times)
openloop
New Member
*
Offline



Posts: 3

verilog-a code delay and pulse width generation.
Oct 25th, 2018, 2:56pm
 
I need to create some delays in my verilgo-A code to wait for inputs and to provide some time for outputs to occur, and I also want the code to output reasonable size pulses.  My code is being used as a controller for some synchronous counters, etc.  These things are going to want a reasonable pulse width to function.  I have a clock available but have not used it yet in my code.  Could someone give me some ideas on how this is done?  Some code examples that I can learn from?  
Verilog-A is a struggle for me.  
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline

The Spectre

Posts: 2130
Silicon Valley
Re: verilog-a code delay and pulse width generation.
Reply #1 - Oct 27th, 2018, 12:17am
 
You might want to look at the models on the Verilog-AMS page. Particularly the Verilog-A oscillator models.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.