Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Mar 28
th
, 2024, 1:01am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
RF Simulators
› How to calculate phase noise of PLL in cadence?
‹
Previous topic
|
Next topic
›
Pages: 1
How to calculate phase noise of PLL in cadence? (Read 1946 times)
pashtp
Junior Member
Offline
Posts: 12
How to calculate phase noise of PLL in cadence?
Jun 20
th
, 2018, 9:41am
I have designed PLL in 90nm and now wants to calculate phase noise for the same. Can anyone suggest steps to calculate it in virtuoso ic 6.1.5?
Back to top
IP Logged
sheldon
Community Fellow
Offline
Posts: 751
Re: How to calculate phase noise of PLL in cadence?
Reply #1 -
Jun 20
th
, 2018, 1:55pm
You can use the calculator. Think that the equations are documented
somewhere in the PAKs/app notes. The calculation has been automated
in more recent versions.
The equation is something like,
power spectral density ( absolute jitter)
Back to top
IP Logged
pashtp
Junior Member
Offline
Posts: 12
Re: How to calculate phase noise of PLL in cadence?
Reply #2 -
Jun 20
th
, 2018, 11:33pm
Yes I found phase noise function. In that function what should be the harmonic number, signal dataset and noise dataset? And i need to select vco output waveform right??
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
»» RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.