The Designer's Guide Community
Forum
Models in Minutes
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Aug 14th, 2018, 7:04am
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
LDMOS in DNW (Read 186 times)
neoflash
Community Fellow
*****
Offline

Mixed-Signal
Designer

Posts: 382

LDMOS in DNW
Jun 08th, 2018, 12:05pm
 
Can TSMC LDMOS bulk be a separate P-well and tied to its own source, to reduce body effect? Like a traditional MOSFET?

Thanks.
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1936
Massachusetts, USA
Re: LDMOS in DNW
Reply #1 - Jun 15th, 2018, 8:43am
 
That's probably proprietary information that the foundry won't want on a public web site. You should probably contact the foundry (or read the documentation for whatever process it is that you're using).
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Horror Vacui
Community Member
***
Offline



Posts: 70
Germany
Re: LDMOS in DNW
Reply #2 - Jun 17th, 2018, 12:40pm
 
I see no theoretical obstacles, that's why you have DNW in the technology. What is the source of your doubt? If you run a simulation with the most equipped model and spectre throws an assert/warning about it, than it has a reason. People has taken extra efforts to add these checks into the model file. Especially if the model maturity is high.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.