The Designer's Guide Community
Forum
Models in Minutes
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Jul 18th, 2018, 12:53pm
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
VCO Simulink simulation (Read 141 times)
yngwie87
New Member
*
Offline



Posts: 1
Italy
VCO Simulink simulation
Apr 03rd, 2018, 8:55am
 
Hi all,

maybe this is a noob question... I'm verifying the discrete-time Voltage Controlled Oscillator (VCO) of Simulink's Communication System Toolbox; the final target is a bang-bang PLL high-level analysis. The VCO has a gain of 1MHz/V and a central frequency of 10MHz. I've put a sinusoidal signal (1kHz) to his input and a comparator to his output because I'm interested in a square-wave signal. The simulation model is depicted in the attachment.

My doubt regards the parameters for a correct simulation of the VCO. I'm using a fixed-step solver with a step size of 100us, i.e. a simulation frequency of 10 times the maximum frequency of the VCO. With a script, I'm calculating the output frequency of the VCO (see attachment) and as you can see this is far away from a sinusoid!

Now the question: how to chose correctly the step size of the simulation for the VCO verification?

Best regards.
Back to top
 

att.jpg
View Profile   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.