engrvip
Junior Member
Offline
Posts: 12
|
Hi
I am designing 1.1GHz lna in silicon cmos technology. Is ground plane required for design at this frequency. If yes, should this ground plane be accessed from package plane using TSV ( through silicon via) or one of lower metal layers in stack can be used for this purpose.
Regards Engrvip
|