I came across this scheme whereby during the initial locking phase of a type-II PLL, resistor in the loop filter is shorted out. When the frequency is close enough [probably detected through a counter based frequency detector], the shorts are removed.
What guarantees that the loop will actually lock, when it might have been unstable to begin with?