The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 26th, 2024, 1:06am
Pages: 1
Send Topic Print
How to reduce the overshoot due to a RCL step response? (Read 1100 times)
Jacki
Senior Member
****
Offline



Posts: 237

How to reduce the overshoot due to a RCL step response?
Jun 01st, 2017, 3:08am
 
Hello,

   I am facing a problem of overshoot ringing. I use 2.5 V IO transistors as the output stage, because of the parasitic inductors (estimated as 1 nH) at both VDD and VSS, the output signal starts overshoot and ringing a bit. This overshoot voltage (peak value is 3.8 V) is over the breakdowm voltage, I am afraid it will damage the transistor or reduce the life time. Does anybody have the experience on solving this overshoot problem?
   I know the overshoot in the step response of the RCL is fundamental problem (as shown here http://www.cvel.clemson.edu/emc/calculators/RLC_Calculator/index.html), I try to reduce it, or else I have to change the transistors to 3.3 V IO transistors (bad option).
   Any comments are highly appreciated.
   Thank you.
Back to top
 
 
View Profile   IP Logged
deba
Community Member
***
Offline



Posts: 84

Re: How to reduce the overshoot due to a RCL step response?
Reply #1 - Jun 1st, 2017, 3:19am
 
You can size the damping resistor such that there is no overshoot. Q≤0.5 should do the job.
Back to top
 
 
View Profile   IP Logged
Jacki
Senior Member
****
Offline



Posts: 237

Re: How to reduce the overshoot due to a RCL step response?
Reply #2 - Jun 1st, 2017, 4:04am
 
deba wrote on Jun 1st, 2017, 3:19am:
You can size the damping resistor such that there is no overshoot. Q≤0.5 should do the job.


Thank you for your reply. I forget to mention that I cannot add the resistor to lower the Q, it also lowers the efficiency.
Back to top
 
 
View Profile   IP Logged
Jacki
Senior Member
****
Offline



Posts: 237

Re: How to reduce the overshoot due to a RCL step response?
Reply #3 - Jun 1st, 2017, 4:14am
 
Also on-chip decoupling capacitor is not a choice because I don't have enough space for it, and off-chip decoupling capacitor between VDD and VSS doesn't help.
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2384
Silicon Valley
Re: How to reduce the overshoot due to a RCL step response?
Reply #4 - Jun 1st, 2017, 10:57am
 
You might try looking through Power Supply Noise Reduction and see if you find anything that helps.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
Jacki
Senior Member
****
Offline



Posts: 237

Re: How to reduce the overshoot due to a RCL step response?
Reply #5 - Jun 2nd, 2017, 2:40am
 
Thank you very much Ken, I will try to see if the mutual inductance can help, also with the careful routing in the layout.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.