The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 20th, 2024, 6:20am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › Very small time step in transient analysis causing instability
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Very small time step in transient analysis causing instability (Read 35 times)
inqui123
New Member
*
Offline



Posts: 7
Very small time step in transient analysis causing instability
Mar 18th, 2017, 5:40am  
Hi

Are there any scenarios where forcing a very small time step (independent of method used) during transient analysis can cause instability(artificial ringing) in the circuit?

Thanks
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.