Designer’s Guide Community

Pages: 1

Verilog A for IP encryption (Read 2524 times)

engrvip Junior Member Offline Posts: 12	Verilog A for IP encryption Nov 19^th, 2016, 5:41pm Hi My requirement is that i want to encrypt my analog IP say opamp before sending to external customer for simulation with his system. Can VERILOG-AMS help me in thi application. Or is their some other way to achieve this kind of functionality. Regards Vipul
Back to top	IP Logged

Geoffrey_Coram Senior Fellow Offline Posts: 1998 Massachusetts, USA	Re: Verilog A for IP encryption Reply #1 - Nov 21^st, 2016, 5:10am Verilog-AMS does not have encryption in the standard. There was a company that allowed you to deliver compiled Verilog-A modules to customers to provide some level of IP protection; however, Tiburon was acquired by Mentor (which may be acquired by Siemens), so I don't know the status of that feature.
Back to top	If at first you do succeed, STOP, raise your standards, and stop wasting your time. IP Logged

Andrew Beckett

Senior Fellow

Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK

Re: Verilog A for IP encryption
Reply #2 - Dec 29^th, 2016, 11:19am

Various simulators (such as Cadence AMS Designer and Spectre) do support encryption (e.g. using ncprotect or spectre_encrypt - I think that's the tool name from memory; I don't have access to the software right now) - other simulators do too. However, these encryption methods will only work within the same family of simulators (so you couldn't expect Cadence encrypted data to work in Mentor or Synopsys simulators or any other way around).

Regards,

Andrew.

IP Logged

Pages: 1

‹ Previous topic | Next topic ›