Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Apr 25^th, 2024, 9:53pm

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Simulators › Circuit Simulators › Reduced simulation speed of 'only analog' blocks in cadence AMS Vs Spectre

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

Reduced simulation speed of 'only analog' blocks in cadence AMS Vs Spectre (Read 1846 times)

ananya

New Member

Offline

Posts: 3

Reduced simulation speed of 'only analog' blocks in cadence AMS Vs Spectre
May 30^th, 2016, 7:57pm

Hello!

I am simulating a continuous time sigma delta ADC in cadence virtuoso and AMS environment. I am trying AMS simulator �as i am going to add a few digital blocks on the go. However, i noticed that the same schematic runs too slow with an AMS environment.This is the case, if i operate the ADC with a dual supply. With a single supply, simulation speed is equivalent in both.

Could anyone suggest something?

With regards,
Ananya

IP Logged

ananya

New Member

Offline

Posts: 3

Re: Reduced simulation speed of 'only analog' blocks in cadence AMS Vs Spectre
Reply #1 - May 30^th, 2016, 11:10pm

I found out the issue. In the view list of config view, my default order was veriloga,..., schematic. There were a few veriloga blocks in the system which were getting preference over schematic. In the veriloga model, 0 and 1.8V numbers were mentioned. This was causing problem when I used dual supply(+/-0.9V).
But, spectre, by default choses all schematic views.

IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.