The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Jul 21st, 2017, 9:31pm
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
Deep nwell devices in tsmc65nm (Read 984 times)
mixed_signal
Senior Member
****
Offline



Posts: 181

Deep nwell devices in tsmc65nm
Apr 02nd, 2016, 10:39pm
 
Hi, The deepnwell devices in tsmc65 layout cell has the deepnwell rectangle but no nwell surrounding it. Is it OK to just draw nwell rectangle (path) manually around it? It  passes lvs. Is there any other special layer needed to be added for nwell to get fabricated?
Back to top
 
 
View Profile   IP Logged
Maks
Junior Member
**
Offline



Posts: 31
San Jose
Re: Deep nwell devices in tsmc65nm
Reply #1 - Apr 14th, 2017, 5:06pm
 
To get a solid contact to deep nwell, you need to draw nwell ring around it, along with nplus and OD (diffusion) with contacts filling the whole ring (M1 above, etc.).

Max
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2014 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: QuantiPhy.