The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 6:02am
Pages: 1
Send Topic Print
Error while compiling a circuit including a verilogA model (Read 2588 times)
dollysi
New Member
*
Offline



Posts: 2

Error while compiling a circuit including a verilogA model
Mar 03rd, 2016, 7:28am
 
Hello everyone,
I am designing a circuit which includes latches and a verilogA model of a memristor. After compiling; following error appears in AMS Result browser:

ERROR  256: In file "./latch.cir" line 227:
+   OBJECT "YI30": The sign : is missing after keyword MODEL .

latch is the name of my schematic circuit which includes YI30 (which is my verilogA memristor model).
I am very new at this so I am having a lot of trouble compiling this.

:)

Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1998
Massachusetts, USA
Re: Error while compiling a circuit including a verilogA model
Reply #1 - Mar 3rd, 2016, 11:57am
 
Without seeing any of your files, we'd be guessing blindly.  At least show us line 227!
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
dollysi
New Member
*
Offline



Posts: 2

Re: Error while compiling a circuit including a verilogA model
Reply #2 - Mar 3rd, 2016, 12:03pm
 
The latch.cir file is automatically generated file. I think no change should be made in that, but I guess the verilogA code (which I am linking) has some problem.

http://webee.technion.ac.il/people/skva/Memristor%20Models/Verilog-A/memristor%2...

This is my verilogA code.
Even if I use this model with other circuit, the same error is being displayed.

(filename.cir )
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1998
Massachusetts, USA
Re: Error while compiling a circuit including a verilogA model
Reply #3 - Mar 4th, 2016, 7:04am
 
I opened the Verilog-A file and found this line:

  parameter real model = 0;

It's not on line 227, and MODEL isn't a keyword in Verilog-AMS, but I wonder if the simulator you are using has a problem with it.

The netlist you sent me by PM did not include an instance of the memristor, only a voltage source.  I suppose you specify a value for the parameter 'model' on the instance line.

I would suggest you rename this parameter to "model_type" and see if that solves the problem.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.