Designer’s Guide Community

Sushanthhegde3 New Member Offline Posts: 3	PLL Design Jul 19^th, 2015, 8:58pm What is coarse and fine integration in PLL Design?
Back to top	IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: PLL Design Reply #1 - Jul 20^th, 2015, 10:53pm probably two different current setting for the charge pump. Fast acquire PLL's sometime use a structure where the charge pump goes into high current mode when starting lock up, and then drops to lower current as the loop gets closer to phase lock. Allows for a faster frequency acquisition and phase pull in process.
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

Sushanthhegde3 New Member Offline Posts: 3	Re: PLL Design Reply #2 - Jul 20^th, 2015, 11:07pm Hello, Thank you for the reply. If my loop filter has second order transfer function,then how can I know when is coarse integration and fine integration is taking place? Could you please point me to the architecture you are referring to? Thank you.
Back to top	IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: PLL Design Reply #3 - Jul 21^st, 2015, 6:55pm I have used the described architecture for timing clock acquisition. Is it in a paper someplace? I have no idea. What I did (it was a disk drive read channel) was go high current for the first 10 cycles of the header preamble and then flip to lower current. This got you closer on frequency very quickly.
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

rfmagic Community Member Offline Posts: 64	Re: PLL Design Reply #4 - Jul 23^rd, 2015, 11:25am In the same direction as Loose-Electron has pointed out, it may also be the case where the loop BW has 2 modes i.e. high BW mode for fast acquisition and low BW mode for normal operation for optimal PN
Back to top	IP Logged

Sushanthhegde3

New Member

Offline

Posts: 3

Re: PLL Design
Reply #5 - Jul 24^th, 2015, 3:05am

Thank you for the explaination. I have another query.The bang bang phase detectors used in ADPLL can measure the phase of early or late signals.If the reference is leading then early will be at logic 1 and if the feedback is leading then the late signal will be at logic 1.In some literatures I came to know that the BBPD can measure the frequency difference too.Could you plz help me to understand?

Thanks in Advance

Back to top

IP Logged

loose-electron

Senior Fellow

Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California

Re: PLL Design
Reply #6 - Jul 27^th, 2015, 10:31am

Sushanthhegde3 wrote on Jul 24^th, 2015, 3:05am:

Thank you for the explaination. I have another query.The bang bang phase detectors used in ADPLL can measure the phase of early or late signals.If the reference is leading then early will be at logic 1 and if the feedback is leading then the late signal will be at logic 1.In some literatures I came to know that the BBPD can measure the frequency difference too.Could you plz help me to understand?

Thanks in Advance

THis is the difference between a

Phase Detector (PD)
and a
Phase-Frequency Detector (PFD)

A PFD will tell the PLL to go up or down until the frequency is the same and then just adjust for phase.

A PD will give a mixture of up-down information depending on the instant phase relationship of the two signals.

I am sure there is some information out there on this. Look for timing diagrams of the PFD and PD to see a comparison.

Back to top

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical

IP Logged