Hi
I am trying to model a tristate inverter in Verilog AMS. I am not finding correct syntax to set the output node to high impedance state. Actually I am looking the alternative syntax for verilog HDL e.g.
assign out = (enable?1:1'bz);

Thanks in advance

Amlan