The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 25th, 2024, 12:38am
Pages: 1
Send Topic Print
LC-VCO design (Read 6785 times)
AZADBAKHT
Community Member
***
Offline



Posts: 40

LC-VCO design
Jan 20th, 2015, 11:36am
 
Hi all,
I designed a LC-VCO for tuning range of 4.8 to 5.8 GHz.
when i do sweep PSS & PNoise analysis for give best Phase Noise, when I-Tail is teriod region(M4 in picture), Phase Noise of VCO is the best more then Saturation region.e
can anyone tell me why?

Best of Regards,
Azadbakht.
Back to top
 

New_Bitmap_Image_2.jpg
View Profile milad12333   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: LC-VCO design
Reply #1 - Jan 21st, 2015, 3:36am
 
Hi..
generally tail current noise will be up converted and appears mostly in -30db/dec region. Amount of up conversion depends on tail current source gm* tank resistance. Triode current source will have less gm this could be the reason why you are getting low noise. Some low phase noise vco will not have any tail current or they will use some resister to minimize the contribution, but this comes at the cost of supply sensitivity. Please refer the following pap
A Filtering Technique to Lower LC Oscillator
Phase Noise
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
AZADBAKHT
Community Member
***
Offline



Posts: 40

Re: LC-VCO design
Reply #2 - Jan 21st, 2015, 9:17am
 
Hi,
tnx a lot sir raja.cedt for reply my question.
i have any question of you!
in your opinion if M4 is teriod region, not problem for layout and fabricate this circuit? or i must design I-Tail in saturation region?
Back to top
 
 
View Profile milad12333   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: LC-VCO design
Reply #3 - Jan 21st, 2015, 1:22pm
 
that's fine as long as your models are correct. If you you have a stable vdd better go with a resister...
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
totowo
Junior Member
**
Offline



Posts: 13
SH, PRC
Re: LC-VCO design
Reply #4 - Jan 21st, 2015, 6:46pm
 
I guess it's because you increase the bias current so as to push the tail in triode....

Generally, more power,  less noise.
So you should compare the results with the same power consumption.



AZADBAKHT wrote on Jan 20th, 2015, 11:36am:
Hi all,
I designed a LC-VCO for tuning range of 4.8 to 5.8 GHz.
when i do sweep PSS & PNoise analysis for give best Phase Noise, when I-Tail is teriod region(M4 in picture), Phase Noise of VCO is the best more then Saturation region.e
can anyone tell me why?

Best of Regards,
Azadbakht.

Back to top
 
 
View Profile totowo totowo   IP Logged
AZADBAKHT
Community Member
***
Offline



Posts: 40

Re: LC-VCO design
Reply #5 - Jan 21st, 2015, 10:09pm
 
Hi raja.cedt,
tnx a lot dear, i got it.
Back to top
 
 
View Profile milad12333   IP Logged
AZADBAKHT
Community Member
***
Offline



Posts: 40

Re: LC-VCO design
Reply #6 - Jan 21st, 2015, 10:18pm
 
Hi totowo,
Ok, thank you for your attention.
Back to top
 
 
View Profile milad12333   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: LC-VCO design
Reply #7 - Jan 22nd, 2015, 8:14am
 
Hi,
Phase noise improves with power consumption provided oscillator works in current limited region, as soon as it enters into voltage limited range phase noise will not change with power consumption any more.

Tail transistor enter into triode region if  it is small in size, then it could easily enter during the peaks of the signal swing

Thanks,
Raj.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
AZADBAKHT
Community Member
***
Offline



Posts: 40

Re: LC-VCO design
Reply #8 - Jan 22nd, 2015, 11:16am
 
Hi dear Raja,
Ok, i got it...
tnx a lot for your attention dear.
Back to top
 
 
View Profile milad12333   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.