The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 25th, 2024, 4:28pm
Pages: 1
Send Topic Print
Interpretiing data from Cadence stability analysis (Read 7677 times)
jdp
Community Member
***
Offline



Posts: 42

Interpretiing data from Cadence stability analysis
Jan 14th, 2015, 6:47pm
 
Hi.

For the attached inverting amplifier config using fully diff folded cascode opamp, should the loop gain found using STB analysis (CMDM = -1) equal to [ (open-loop gain of opamp) * (beta) ] ?
- or is the loop gain not so easy to be calculated here?
- because, my simulation result is not matching with such calculation!

(here, I used beta = feedback factor = 1/11, and the open loop gain was found from open loop simulation = 933, thus, loop-gain calculated=933/11=84.8, whereas STB analysis gave a gain of 70 at dc)

Any help in this regard will be very helpful. I have searched the internet but haven't found any answer matching my query Sad
Back to top
 

setup_001.png

-- jdp
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2384
Silicon Valley
Re: Interpretiing data from Cadence stability analysis
Reply #1 - Jan 16th, 2015, 5:21pm
 
Most likely your open loop gain calculation is incorrect. Did you open the loop to measure it. If so, that is the problem. When you open the loop you change the circuit, and results are at best approximate and often quite misleading.

Also, you should be using diffstbprobe rather than cmdmprobe. cmdmprobe has accuracy issues and so is deprecated.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
jdp
Community Member
***
Offline



Posts: 42

Re: Interpretiing data from Cadence stability analysis
Reply #2 - Jan 16th, 2015, 7:23pm
 
Thanks Ken for the reply to my query  :)

I indeed didn't use any feedback while simulating the open-loop gain:
just connected a sine source with ac mag=1 between + and - inputs, and measured differential o/p (also providing each input terminal with CM bias=Vdd/2).

Is there any testbench for getting open-loop response while also maintaining the feedback, for fully-diff opamps?
Back to top
 
 

-- jdp
View Profile   IP Logged
petitidiot
New Member
*
Offline



Posts: 8

Re: Interpretiing data from Cadence stability analysis
Reply #3 - Jan 18th, 2015, 6:28pm
 
Dear jdp,
Have you included the loading when simulating open loop gain?
Back to top
 
 
View Profile   IP Logged
jdp
Community Member
***
Offline



Posts: 42

Re: Interpretiing data from Cadence stability analysis
Reply #4 - Jan 18th, 2015, 8:57pm
 
Thanks petitidiot for your concern Smiley

Yes, that's what I subsequently figured out!
On simulating the open-loop gain with a load resistance of 10 M Ohm connected at the output, I found that the open loop-gain decreased, and the [ (open-loop gain of opamp) * (beta) ] approx. matched the loop gain found using STB analysis (CMDM = -1).

BUT, correlating the Phase-margin between the two methods seems to be difficult. Like, the phase margin calculated from STB analysis (for closed loop with beta=1/11) should be better (i.e., more) than the P.M. from the open-loop gain Bode plot (as it is like the plot of A*beta with beta = 1)? - but, I am seeing the opposite!

...maybe the pole due to large 1 MOhm is affecting the P.M. when the f/b is used?...any idea on this?
Back to top
 
 

-- jdp
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: Interpretiing data from Cadence stability analysis
Reply #5 - Jan 19th, 2015, 3:35am
 
you should use 11M as loading resistance rather 10M.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
jdp
Community Member
***
Offline



Posts: 42

Re: Interpretiing data from Cadence stability analysis
Reply #6 - Jan 19th, 2015, 8:41am
 
Many thanks Raja for pointing that out..  :)
Back to top
 
 

-- jdp
View Profile   IP Logged
hiSkill_11
Community Member
***
Offline



Posts: 35

Re: Interpretiing data from Cadence stability analysis
Reply #7 - Sep 6th, 2015, 11:17pm
 
Hi Raja,

Could you please help me understand that why loading is 11M not 10M? In my memory, considering loading effect of OTA, we just need consider about loading the OTA with 10M to caculate the OTA gain, right?

Thanks in advance.

raja.cedt wrote on Jan 19th, 2015, 3:35am:
you should use 11M as loading resistance rather 10M.

Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.