The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 3:06am
Pages: 1
Send Topic Print
special file names in Verilog-A (Read 487 times)
sutapanaki
Community Member
***
Offline



Posts: 41

special file names in Verilog-A
Sep 26th, 2014, 9:26pm
 
Hi,

I want to run Monte-Carlo simulations, say 100 iterations and I want to record some data into a file with a name specific for each MC iteration. How can I do this in verilogA? Is there a way to append to the file name for example the time the simulation completes, or some other identifier specific to the MC iteration?
Thanks
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1998
Massachusetts, USA
Re: special file names in Verilog-A
Reply #1 - Nov 13th, 2014, 10:30am
 
I don't recall that this is supported directly by the language; you should check with customer support for your simulator to see if they have special % codes for the analysis that you can use in Verilog-A, or if you can use them in a netlist to specify the output file as a parameter to your Verilog-A model.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.