The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 29th, 2024, 3:25am
Pages: 1
Send Topic Print
Variable duty cycle clock generation (Read 3433 times)
rf_1
New Member
*
Offline



Posts: 1

Variable duty cycle clock generation
Sep 05th, 2014, 8:56am
 
Hi,

I am trying to do a "Verilog - A " model of a block which takes in a control voltage (duty cycle = d ) and a 50% duty cycle clock. as input. The output of this block is a clock with duty cycle 'd'.
I am not able to figure out how to go ahead with this problem.

I have looked into the following post
http://www.designers-guide.org/Forum/YaBB.pl?num=1138941612/15

Please advise

Thanks


(
Back to top
 
 
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: Variable duty cycle clock generation
Reply #1 - Oct 20th, 2014, 4:39pm
 
integrate the square wave - gives you a triangle wave

use the duty cycle value to set a comparison level.

switch states when the two signals equal in value.




Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.