The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 19th, 2024, 4:04am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Analog Verification › Analog Functional Verification › Module access to instance name
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Module access to instance name (Read 4101 times)
InTheMiddle
New Member
*
Offline



Posts: 1
Module access to instance name
Oct 02nd, 2013, 3:30pm  
Is there a way for the module to access it's instance name and display in the standard output?

Thanks in advance.

Regards,

InTheMiddle
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: Module access to instance name
Reply #1 - Dec 27th, 2013, 1:38pm  
In Verilog (or Verilog-AMS) you can use: $strobe("My name is %M"); to do this.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.