Typically a DLL is a first order type 1 system. You have to take into account that your phase detector is a sampled system and you are approximating a continuous s-domain system with a discrete z-domain system. Therefore your loop bandwidth should not be too large fref/10~20. This implies constrains on your loop cap in combination with Kvcdl and Icp.