I simulate my analog circuit with verilog code for digital using AMS simulator in ADE, it displays the error message when elaborating as following:
Digital or mixed-bus connections(with digital) not supported at Spice boundry.
I can not find any useful information about that on the internet,Does anyone know the reason? Thanks a alot.