Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Books
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 8
th
, 2010, 1:22am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› could damping factor >>1
‹
Previous topic
|
Next topic
›
Pages: 1
could damping factor >>1 (Read 145 times)
casual
Senior Member
Offline
Posts: 122
could damping factor >>1
Jul 29
th
, 2010, 10:35pm
For a over-damped pll system, the zeta (damping factor) must be >> 1.
I checked the damping factor formula (Cartesian plane), it shows zeta=wn*cos(theta)/wn = cos(theta), which is bounded by +1,-1 from mathematics aspect.
could zeta/damping factor >>1?
Back to top
IP Logged
raja.cedt
Community Fellow
Offline
Posts: 525
Re: could damping factor >>1
Reply #1 -
Jul 30
th
, 2010, 10:51pm
hello,
when you are saying damping factor is cos function you are assuming that pole are on complex plane, so damping factor is between 0 to 1. If pole are on the real axis then damping factor will be more than one. So your cos formula don't catch this one.
Assume you have poles at A+JB and A-jB so total equation is S^2+2AS+A^2+B^2, so damping factor is A/(sqrt(a^2+B^2)..so geta is cos function.
when they are on the real axis this equation is not correct.
Hope you got the point.
Thanks,
Rajasekhar.
Back to top
IP Logged
casual
Senior Member
Offline
Posts: 122
Re: could damping factor >>1
Reply #2 -
Jul 30
th
, 2010, 10:57pm
yup, it is same as what I assumed.
So the cos(theta) formula is only applicable until critical damped pll when zeta=1.
any other comments?
Back to top
IP Logged
raja.cedt
Community Fellow
Offline
Posts: 525
Re: could damping factor >>1
Reply #3 -
Jul 31
st
, 2010, 1:17am
yes...or you can say if poles are in complex plane only
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Opportunities
What's New
Links
Experts
Perspective
Submissions
Calculator
Trouble viewing this site?
Copyright © 2002-2009
Designer's Guide Consulting
. '
Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Community
Web
Advertise on this site.
Give back to the Designer's Guide Community by shopping at
Amazon
. Purchasing products through this link helps to fund our activities and does not increase your cost.