Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Books
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 9
th
, 2010, 6:13pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
RF Simulators
› What does this mean in ADS --> S[1::2,1::2]
‹
Previous topic
|
Next topic
›
Pages: 1
What does this mean in ADS --> S[1::2,1::2] (Read 288 times)
DoYouLinux
Community Member
Offline
Posts: 63
What does this mean in ADS --> S[1::2,1::2]
Jul 17
th
, 2010, 9:51am
Hi everyone,
I am trying to study about S parameters in ADS. I have seen from a file that in the "stoy" function, there is a variable defined in Mea Eqn as follows:
Param_y = stoy(S[1::2,1::2]).
In the schematic, there is an element called "S2P" driven by two ports Port 1 and Port 2. I guess that this is to transform S paramters to Y parameters. But, what does the syntax
S[1::2, 1::2] mean ?
Could someone explain to me please ?
Thank you very much,
DYL
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1362
Real Homeless
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #1 -
Jul 18
th
, 2010, 3:12am
See
http://www.edaboard.com/ftopic400964.html
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
RFICDUDE
Senior Member
Offline
Posts: 135
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #2 -
Jul 18
th
, 2010, 4:02pm
Pancho's link explains what the notation means, but if you want to know a simple way to use the stoy function just use (I think)
stoy(S)
or if you prefer or need z-parameters
stoz(S)
these functions will save the y and z parameter equivalent results for each s-parameter analysis simulation (all ports).
The wildcard and sequence notation would be useful if you are only interested in doing a conversion for some select ports (I think).
I use these functions when I'm interested in calculating the either the series or shunt effective lumped element equivalent resistance, capacitance and/or inductance over frequency.
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1362
Real Homeless
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #3 -
Jul 26
th
, 2010, 4:57am
"[]", "()" and "{}" have completely different meanings each other in Agilent ADS Post Processing Environment.
S parameters are matrix, here you have to use "()" not "[]".
Usually sequence operator, "::" is used for Array not Matrix.
And if we use sequence operators for two-dimensional Array or Matrix, an applied indexing order such as "Row-Major" or "Colum-Major" is ambiguous.
So I confirmed validity of sequence operator, "::" for two-dimensional Matrix.
It seems an indexing is "Row-Major" as same as C-language.
Back to top
test_SP_Matrix.png
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #4 -
Jul 26
th
, 2010, 6:57am
Hi RFDUDE,
Thank you very much for your explanation.
DYL
Back to top
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #5 -
Jul 26
th
, 2010, 7:10am
Hi pancho_hideboo,
Thank you very much for your answer. I actually used S(1::2,1::2) in my simulation, not S[1::2,1::2]. I have some further questions regarding your simulation:
1) How did you generate the input S parameters ( S(1,1) = 11+j0, S(1,2) = 12+j0, ...) ?
2) What is the main difference between using S(3::4,3::4) and S{{S33,S34},{S43,S44}} ? I think the result should be the same.
Thank you in advance :)
DYL
Back to top
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #6 -
Jul 26
th
, 2010, 7:23am
Ah, my fault, I mean comparison between S(3::4,3::4) and {{S33,S34},{S43,S44}}, the result should be the same.
DYL
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1362
Real Homeless
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #7 -
Jul 26
th
, 2010, 8:24pm
DoYouLinux wrote
on Jul 26
th
, 2010, 7:10am:
1) How did you generate the input S parameters ( S(1,1) = 11+j0, S(1,2) = 12+j0, ...) ?
See attached figure.
http://edocs.soco.agilent.com/display/ads2009/S1P+Eqn+to+S6P+Eqn+%281-+to+6-Port...
DoYouLinux wrote
on Jul 26
th
, 2010, 7:10am:
2) What is the main difference between using S(3::4,3::4) and {{S33,S34},{S43,S44}} ?
I think the result should be the same.
Right.
Back to top
test_SP_Matrix_dsn.png
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: What does this mean in ADS --> S[1::2,1::2]
Reply #8 -
Jul 27
th
, 2010, 6:29pm
Hi pancho_hideboo,
Thank you very much for your reply. This is my another new knowledge about ADS.
DYL
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
»» RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Opportunities
What's New
Links
Experts
Perspective
Submissions
Calculator
Trouble viewing this site?
Copyright © 2002-2009
Designer's Guide Consulting
. '
Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Community
Web
Advertise on this site.
Give back to the Designer's Guide Community by shopping at
Amazon
. Purchasing products through this link helps to fund our activities and does not increase your cost.