Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Books
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 8
th
, 2010, 1:30am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Modeling
›
Semiconductor Devices
› Hspice MULU0 and DELVTO
‹
Previous topic
|
Next topic
›
Pages: 1
Hspice MULU0 and DELVTO (Read 243 times)
aspiceq
New Member
Offline
Posts: 2
UK
Hspice MULU0 and DELVTO
Jul 13
th
, 2010, 1:22am
Hi,
I have seen MULU0 and DELVTO as mos instance line parameters in (Hspice) BSIM3 models.
e.g.
m1 d g s b ne l= W= M= MULU0= DELVTO= ...
I understand that they are ways to model device variation on an instance by instance basis MULU0 scales the mobility (of effectively the device width) and DELVTO the threshold voltage shift.
My questions are
1. Are these commonly used by modern PDKs? Or is there a better more standard way to model such variation?
2. Are they intended to model statistical variations of hard shifts in parameter?
With statistical variations one would expect a "random walk" effect when the mos multiplier M is greater than zero - so the impact of the values would be reduced by 1/sqrt(M)?
So in other words, are they in any way modified by the value of M present on the device line? Are simulators consistent in how they handle this?
This gets complicated by implicit passing of M (i.e. M scaling entire subckts).
An example demonstrates my point.
we have something like
DELVTO='5m/sqrt(W*L*1e12)'
but should it not be
DELVTO='5m/sqrt(W*L*1e12*[effective M scaling of subckt and device])'
Regards,
Dave Gee
(aspiceq)
Back to top
IP Logged
aLittleKnowledge
New Member
Offline
Posts: 8
Re: Hspice MULU0 and DELVTO
Reply #1 -
Jul 13
th
, 2010, 3:46am
mulu0 and delvtO are intended to model post-layout mismatch from strain etc. As these effects are sometimes large, some suppliers include MC for these specifically in post layout simulations.
MC for mulu0 and delvtO is handled in the same way as for any other parameter.
Back to top
IP Logged
aspiceq
New Member
Offline
Posts: 2
UK
Re: Hspice MULU0 and DELVTO
Reply #2 -
Jul 14
th
, 2010, 1:38am
> intended to model post-layout mismatch from strain etc.
> MC for mulu0 and delvtO is handled in the same way as for any other parameter.
Many thanks,
Dave.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
»» Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Opportunities
What's New
Links
Experts
Perspective
Submissions
Calculator
Trouble viewing this site?
Copyright © 2002-2009
Designer's Guide Consulting
. '
Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Community
Web
Advertise on this site.
Give back to the Designer's Guide Community by shopping at
Amazon
. Purchasing products through this link helps to fund our activities and does not increase your cost.