Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Books
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 8
th
, 2010, 12:33am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
RF Simulators
› How to plot "input reflection coefficient" in ADS
‹
Previous topic
|
Next topic
›
Pages:
1
2
3
How to plot "input reflection coefficient" in ADS (Read 2765 times)
pancho_hideboo
Senior Fellow
Offline
Posts: 1356
Real Homeless
Re: How to plot "input reflection coefficient" in ADS
Reply #30 -
May 29
th
, 2010, 1:00am
DoYouLinux wrote
on May 27
th
, 2010, 6:43am:
After I repeat the simulation in ADS again, I got correct results.
Have you truely come to be able to understand calculation of "Γ
in_corrected
" in Case-2 without using "stos()" ?
[Case-1]
S_Z
01
_Z
L
=stos(S_Z
01
_Z
02
, {Z
01
,Z
02
}, {Z
01
,Z
L
})
S_Z
01
_Z
L
(1,1)
==
Γ
in
=(Z
in
-conj(Z
01
))/(Z
in
+Z
01
)
[Case-2]
S_Z
s
_Z
L
=stos(S_Z
01
_Z
02
, {Z
01
,Z
02
}, {Z
s
,Z
L
})
S_Z
s
_Z
L
(1,1)
!=
Γ
in
=(Z
in
-conj(Z
01
))/(Z
in
+Z
01
)
S_Z
s
_Z
L
(1,1)
==
Γ
in_corrected
=(Z
in
-conj(Z
s
))/(Z
in
+Z
s
)
Back to top
«
Last Edit: May 29
th
, 2010, 2:30am by pancho_hideboo
»
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: How to plot "input reflection coefficient" in ADS
Reply #31 -
Jul 24
th
, 2010, 9:19am
Hi pancho_hideboo,
I tried to evaluate input and output reflection coefficients in several ways, including Case 2 you mentioned. The results I obtained are all the same, as shown in the attached figures. If you have more comments, please post again. Thank you very much for your clear explanations, you are a great sensei.
DYL
Back to top
Sch1.JPG
IP Logged
DoYouLinux
Community Member
Offline
Posts: 63
Re: How to plot "input reflection coefficient" in ADS
Reply #32 -
Jul 24
th
, 2010, 9:25am
and the results ...
Back to top
Plot1.JPG
IP Logged
Pages:
1
2
3
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
»» RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Opportunities
What's New
Links
Experts
Perspective
Submissions
Calculator
Trouble viewing this site?
Copyright © 2002-2009
Designer's Guide Consulting
. '
Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Community
Web
Advertise on this site.
Give back to the Designer's Guide Community by shopping at
Amazon
. Purchasing products through this link helps to fund our activities and does not increase your cost.