The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 29th, 2024, 5:04am
Pages: 1
Send Topic Print
high loop gain unity-gain buffer, rail-to-rail (Read 62 times)
AnalogDE
Senior Member
****
Offline



Posts: 137

high loop gain unity-gain buffer, rail-to-rail
Mar 27th, 2008, 10:18am
 
Hi,

I'm designing a high speed, unity-gain amplifier.  It has a settling time of 15ns, driving a capacitive load of 60pF.  I'm using a current mirror OTA architecture, with NMOS inputs.  Common mode range is 0.9V to 1.35V with a minimum supply VDD of 1.6V (eek).  Nominal gain is 40ish dB, which drops to 30 dB with the 1.35V input and VDD=1.6V (current mirror approaching linear region).

Could somebody suggest an architecture (rail-to-rail?) that does not lose as much gain when the inputs approach the rails?

Thanks!
Back to top
 
 
View Profile   IP Logged
SATurn
Community Member
***
Offline



Posts: 53

Re: high loop gain unity-gain buffer, rail-to-rail
Reply #1 - Apr 1st, 2008, 1:09pm
 
Hello,

The simplest topology that I can imagine is single stage folded-cascode amplifier. It has both high input common-mode range and high output swing. On the other side the load capacitance in your case is so high and also you would like to get close to VDD very much. In this case a two stage amplifier can be a better choise. It can provide a higher output swing as well as some kind of decoupling of load capacitance and GBW ...

SATurn
Back to top
 
 
View Profile   IP Logged
LazyDesigner
Junior Member
**
Offline



Posts: 15
South Korea
Re: high loop gain unity-gain buffer, rail-to-rail
Reply #2 - Oct 20th, 2014, 9:40pm
 
Hi,
Sorry to jump into this thread, actually I want to know the simplest on chip ckt for level shifting 0.5V-0.65V differential signal(BW=500MHz) into 0.4V-1.3V to drive ADC(1V or 2.5V). I got issues with super source follower with output common mode control, so I want to try a closed loop(op-amp) based solution for this.
Back to top
 
 
View Profile sainiparvesh   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: high loop gain unity-gain buffer, rail-to-rail
Reply #3 - Oct 21st, 2014, 11:27pm
 
look into the double differential pair input - one diff pair PMOS the other diff pair NMOS for better rail to rail input characteristics.

Look thru IEEE JSSC archives they cover the method there in some older papers
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
LazyDesigner
Junior Member
**
Offline



Posts: 15
South Korea
Re: high loop gain unity-gain buffer, rail-to-rail
Reply #4 - Oct 23rd, 2014, 9:41pm
 
loose-electron wrote on Oct 21st, 2014, 11:27pm:
look into the double differential pair input - one diff pair PMOS the other diff pair NMOS for better rail to rail input characteristics.

Look thru IEEE JSSC archives they cover the method there in some older papers


Sorry, I couldn't understand your opinion. In my case input common mode is 0.5V-0.65V, I need to shift this 500MHz BW signal into 0.4V-1.3V output common mode signal with high linearity(OIP3>18dBm for -7dBm input differential signal). It would be great if you can point to one reference for the same.
Back to top
 
 
View Profile sainiparvesh   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: high loop gain unity-gain buffer, rail-to-rail
Reply #5 - Oct 27th, 2014, 1:25am
 
look for rail to rail OTA designs.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.