Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 6
th
, 2024, 5:09pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› stb analysis with mutiple loops
‹
Previous topic
|
Next topic
›
Pages: 1
stb analysis with mutiple loops (Read 6850 times)
parth_sv
New Member
Offline
Posts: 6
stb analysis with mutiple loops
Jan 30
th
, 2008, 11:12pm
Hello All,
I am trying to STB analysis in a multi-loop system. Iprobe is in feedback path there are actually two loops seen. Will stb analysis take care of both these loops?
Thanks in Advance,
Partha
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: stb analysis with mutiple loops
Reply #1 -
Jan 31
st
, 2008, 12:13am
Stb analysis can only be used for multi-loop circuits if there is a critical wire in the circuit that breaks all loops and if you place the stb probe in this wire. Please see the section titled "Applicability of Loop-Based and Device-Based Algorithms" in
http://www.kenkundert.com/docs/cd2001-01.pdf
for details. You might also be interested in the recent discussion at
http://www.designers-guide.org/Forum/YaBB.pl?num=1198131494;start=all
.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.