Dear all,

I'm designing a DPLL, with DCO frequency to PFD frequency ratio as 20000. With this high value of feedback divider value what would be the DPLL jitter performance and what changes should I do to improve that.

I'm planning to use 14-bit synchronous frequency divider in the feedback path.