The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 4:19am
Pages: 1
Send Topic Print
how to model a gated voltage controlled oscillator (Read 1635 times)
beabroad1
New Member
*
Offline



Posts: 3

how to model a gated voltage controlled oscillator
Jun 24th, 2005, 4:27pm
 
i want to model a gated voltage controlled oscillator.
that is to say, there is two inputs, one is Vgate and the other is Vfreq.
when Vgate is ONE, the VCO stops.
when Vgate is ZERO, the VCO start to oscillate, and its initial phase is zero.
i am a new comer to the verilog AMS language, and use Cadence IC design platform to run the simulation.
thank you for your help.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.