The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines. Dec 14th, 2017, 8:47am
  HomeHelpSearchLoginRegisterPM to admin  
 
Pages: 1
Send Topic Print
how to model a gated voltage controlled oscillator (Read 1112 times)
beabroad1
New Member
*
Offline



Posts: 3

how to model a gated voltage controlled oscillator
Jun 24th, 2005, 4:27pm
 
i want to model a gated voltage controlled oscillator.
that is to say, there is two inputs, one is Vgate and the other is Vfreq.
when Vgate is ONE, the VCO stops.
when Vgate is ZERO, the VCO start to oscillate, and its initial phase is zero.
i am a new comer to the verilog AMS language, and use Cadence IC design platform to run the simulation.
thank you for your help.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Trouble viewing this site? Copyright © 2002-2014 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora and QuantiPhy.