Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Books
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 9
th
, 2010, 5:37pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Other Measurements
› how to measure phase margin in real chip?
‹
Previous topic
|
Next topic
›
Pages: 1
how to measure phase margin in real chip? (Read 1525 times)
vlado
Guest
how to measure phase margin in real chip?
Jun 04
th
, 2004, 1:10am
Hi, I need to measure phase margin in real chip. It is low drop out regulator and i need to know how stable is that circuit. Open loop measurement isn`t so exact, i thing...
thanx
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 391
Munich, Germany
Re: how to measure phase margin in real chip?
Reply #1 -
Jun 4
th
, 2004, 4:20am
Do you mean measurement in the lab or simulation? If you mean simulation: Spectre 5.0 has a stability analysis (stb) that keeps the loop closed. If you mean measurement in the lab: take a look at
http://www.venable.biz/tr-papers2.html
.
Back to top
IP Logged
vlado
Guest
Re: how to measure phase margin in real chip?
Reply #2 -
Jun 7
th
, 2004, 2:11am
i mean real measurement in lab, SPICE simulation is quit simple, but in real it is problem.
Back to top
IP Logged
sheldon
Community Fellow
Offline
Posts: 485
Re: how to measure phase margin in real chip?
Reply #3 -
Dec 28
th
, 2004, 6:08pm
Vlado,
Never measured phase margin on the bench so it is a good question. Have you tried putting in a small square wave, need to avoid slew rate limiting, and looking at the overshoot? You should be able to infer phase margin from small signal overshoot. Don't remeber the formula for conversion, it is in most textbooks, Gray and Meyer and Allen.
Best Regards,
Art Schaldenbrand
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
»» Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Opportunities
What's New
Links
Experts
Perspective
Submissions
Calculator
Trouble viewing this site?
Copyright © 2002-2009
Designer's Guide Consulting
. '
Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Community
Web
Advertise on this site.
Give back to the Designer's Guide Community by shopping at
Amazon
. Purchasing products through this link helps to fund our activities and does not increase your cost.