The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Other CAD Tools >> Entry Tools >> Spectre netlisting issue with config view
https://designers-guide.org/forum/YaBB.pl?num=1489898711

Message started by AMS_ei on Mar 18^th, 2017, 9:45pm

Title: Spectre netlisting issue with config view
Post by AMS_ei on Mar 18^th, 2017, 9:45pm

Hi,

I have created a config view in which I have kept a subckt definition ( instance I39 as shown in the attachment) as verilog view.
When I generated a netlist by choosing a spectre simulator, I observed that name of the subckt for the instance I39 is vanished and a new word "subcircuit" appears in that place as shown in the attachment.

Could you please explain me is it the issue with the verilog view itself?
or some more settings are required to generate the netlist from config view?

Thank you.
Kind regards,

Title: Re: Spectre netlisting issue with config view
Post by Andrew Beckett on Mar 20^th, 2017, 8:19am

Do you really mean verilog? Spectre can't simulate Verilog (it actually does support structural verilog, but this isn't supported from ADE - not normally needed in an ADE flow) - it does support Verilog A, but not generic Verilog. It's a circuit simulator, not a logic simulator.

Regards,

Andrew.

Title: Re: Spectre netlisting issue with config view
Post by AMS_ei on Mar 21^st, 2017, 6:01pm

Thank you Andrew for your valuable inputs.
Yes, I agree with you.