<?xml version="1.0" encoding="ISO-8859-1" ?>
<!-- Generated by YaBB on Thu, 17 May 2012 19:37:58 +0000 -->
<rss version="2.0">
	<channel>
		<title>10 most recent topics - The Designer's Guide Community Forum</title>
		<link>http://www.designers-guide.org/Forum/YaBB.pl</link>
		<description> - The Designer's Guide Community Forum</description>
		<language>en-us</language>

		<copyright>The Designer's Guide Community Forum</copyright>
		<lastBuildDate>Thu, 17 May 2012 19:37:58 +0000</lastBuildDate>
		<docs>http://blogs.law.harvard.edu/tech/rss</docs>
		<generator></generator>
		<ttl>30</ttl>
		<item>
			<title>Physical Verification, Extraction and Analysis - Calibre PEX issues</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337279818/0#0</link>
			<category>The Designer's Guide Community Forum/Physical Verification, Extraction and Analysis</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337279818/0#0</guid>
			<description>Can anybody have idea how to convert txt drawing layer to txt label layer while creatind calibreview for parasitic extraction</description>
		</item>
		<item>
			<title>Analog Design - How does vgs-vth for optimum (gm/Id)*ft vary as technology gets smaller</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1336536890/5#5</link>
			<category>The Designer's Guide Community Forum/Analog Design</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1336536890/5#5</guid>
			<description>&#60;b&#62;&#60;a class=&#34;message&#34; href=&#34;http://www.designers-guide.org/Forum/YaBB.pl?num=1336536890/0#3&#34;&#62;ACWWong wrote&#60;/a&#62; on May 10&#60;sup&#62;th&#60;/sup&#62;, 2012, 8:29pm:&#60;/b&#62;&#60;br /&#62;&#60;div class=&#34;quote&#34; style=&#34;width: 90%&#34;&#62;Hi Rob, I think you missed the *ft part of the FOM.&#60;br /&#62; &#60;/div&#62;&#60;br /&#62;&#60;br /&#62;I did miss that. Thanks.</description>
		</item>
		<item>
			<title>RF Design - Physical reasons for gain compression of amplifier?</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337206131/1#1</link>
			<category>The Designer's Guide Community Forum/RF Design</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337206131/1#1</guid>
			<description>There are two good physical reasons for gain compression:&#60;br /&#62;&#60;br /&#62;1. A transistor can run out of current (cutoff on negative swings).&#60;br /&#62;2. The output swing reaches the supply limit and cannot increase further.&#60;br /&#62;&#60;br /&#62;Once an amplifier waveform reaches either a current or voltage limit the output ceases to increase at the same rate the input increases.&#60;br /&#62;&#60;br /&#62;Now it is physically possible for k3 &#38;gt; 0 (gain expansion) before the amplifier reaches a physical supply limit. This happens, by design, in class AB amplifiers where the DC current in the amplifier is a function of the input signal (DC current increases with increased input power), but eventually the supply limit takes over and the amplifier enters compression following the gain expansion.&#60;br /&#62;</description>
		</item>
		<item>
			<title>AMS Simulators - AMS simulation results</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1336913688/10#10</link>
			<category>The Designer's Guide Community Forum/AMS Simulators</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1336913688/10#10</guid>
			<description>Yeps got that. Just for the sake of checking a designs functionality how can I turn of these timing checks using -notimingcheck if I use ADE to perform ams simulations?</description>
		</item>
		<item>
			<title>Entry Tools - gePointToFig()</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337157047/1#1</link>
			<category>The Designer's Guide Community Forum/Entry Tools</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337157047/1#1</guid>
			<description>Yawei,&#60;br /&#62;Cadence SKILL help says:&#60;br /&#62;&#38;quot;Returns the ID of the object located at the coordinates given in l_list.&#38;quot;&#60;br /&#62; &#60;br /&#62;- B O E</description>
		</item>
		<item>
			<title>Analog Design - Quantization noise spectrum</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337140970/3#3</link>
			<category>The Designer's Guide Community Forum/Analog Design</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337140970/3#3</guid>
			<description>hello,&#60;br /&#62;When you a sample a signal with Fs sampling rate, frequency components above fs will be fold back into fs. Any real signal is symmetric around fs/2.&#60;br /&#62;&#60;br /&#62;Thanks,&#60;br /&#62;Raj.</description>
		</item>
		<item>
			<title>RF Design - Analog phase shifter</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175350/1#1</link>
			<category>The Designer's Guide Community Forum/RF Design</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175350/1#1</guid>
			<description>hello,&#60;br /&#62;what kind of signal you are going to delay? If it is a digital signal better go for gilbert mixer which gives variable phase shift, but it need I &#38;amp;Q signals. If they pure analog i donno may be RC phase shifter with Controlled R&#60;br /&#62;&#60;br /&#62;Thanks,&#60;br /&#62;raj.</description>
		</item>
		<item>
			<title>Other Measurements - Moved: Measuring colpitt oscillator startup time using hspicerf</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175256/0#0</link>
			<category>The Designer's Guide Community Forum/Other Measurements</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175256/0#0</guid>
			<description>This Topic has been moved to &#60;a href=&#34;http://www.designers-guide.org/Forum/YaBB.pl?num=1337175255/0&#34;&#62;Circuit Simulators&#60;/a&#62; by Forum Administrator.</description>
		</item>
		<item>
			<title>Circuit Simulators - Measuring colpitt oscillator startup time using hspicerf</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175255/0#0</link>
			<category>The Designer's Guide Community Forum/Circuit Simulators</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1337175255/0#0</guid>
			<description>Hi,&#60;br /&#62;&#60;br /&#62;Has there anyone used hspice or hspicerf to measure the startup time of an oscillator? I have tried but, the oscillator waveform remains the same. Can anyone please help? Thanks &#60;img src=&#34;http://www.designers-guide.org/Forum/Templates/Forum/default/smiley.gif&#34; border=&#34;0&#34; alt=&#34;Smiley&#34; /&#62; </description>
		</item>
		<item>
			<title>Analog Design - CMFB Desing Question</title>
			<link>http://www.designers-guide.org/Forum/YaBB.pl?num=1336913838/5#5</link>
			<category>The Designer's Guide Community Forum/Analog Design</category>
			<guid>http://www.designers-guide.org/Forum/YaBB.pl?num=1336913838/5#5</guid>
			<description>The output voltages of OTA are out of the normal operating range of your two CMFB circuits.&#60;br /&#62;&#60;br /&#62;Yawei</description>
		</item>
	</channel>
</rss>
